搜索资源列表
-
0下载：
自己编写的，浮点数与整数之间的转换的Verilog HDL实现-Written by myself, it is converted into Verilog HDL integer floating point implementation
-
-
0下载：
The Verilog version of the code is in folder “fpu_double”, and the VHDL version is in folder
“double_fpu”. There is a readme file in each folder, and a testbench file to simulate each core. These
cores are designed to meet the IEEE 754 standard f
-
-
0下载：
32位浮点数加法，使用的语言是verilog。其中包括的是工程中的v文件。-32-bit floating-point addition, the use of language is verilog. Including is v of the engineering documents.
-
-
0下载：
实现单精度浮点的kalman滤波器的verilog方法(Verilog method for realizing single precision floating point Kalman filter)
-
-
2下载：
Verilog语言编写的单精度浮点数乘法器(The Verilog language of single precision floating point multiplie)
-
